

# **Digital Electronics**

## **(USIT102)**

**F. Y. B. Sc. (Information Technology)  
Semester I  
(Mumbai University)**

**Strictly as per the New Revised Syllabus of  
Mumbai University w.e.f. academic year 2016-2017**

### **J. S. Katre**

M.E. (Electronics and Telecommunication)  
Formerly, Assistant Professor  
Department of Electronics Engineering  
Vishwakarma Institute of Technology (V.I.T.), Pune.  
Maharashtra, India



**MIO1C Price ₹ 340/-**



**Digital Electronics (USIT102)**

(F. Y. B. Sc. (Information Technology), Semester I, Mumbai University)

J. S. Katre

Copyright © by Author. All rights reserved. No part of this publication may be reproduced, copied, or stored in a retrieval system, distributed or transmitted in any form or by any means, including photocopy, recording, or other electronic or mechanical methods, without the prior written permission of the publisher.

This book is sold subject to the condition that it shall not, by the way of trade or otherwise, be lent, resold, hired out, or otherwise circulated without the publisher's prior written consent in any form of binding or cover other than which it is published and without a similar condition including this condition being imposed on the subsequent purchaser and without limiting the rights under copyright reserved above.

**First Printed in India : January 2002****First Edition : July 2016****Second Revised Edition : June 2017****Third Revised Edition : June 2018****Fourth Revised Edition : June 2019 (TechKnowledge Publications)****Fifth Revised Edition : October 2020****Sixth Revised Edition : October 2021**

This edition is for sale in India, Bangladesh, Bhutan, Maldives, Nepal, Pakistan, Sri Lanka and designated countries in South-East Asia. Sale and purchase of this book outside of these countries is unauthorized by the publisher.

**ISBN : 978-93-89233-45-2****Published by****TechKnowledge Publications****Head Office : B/5, First floor, Maniratna Complex, Taware Colony, Aranyeshwar Corner,**

Pune - 411 009. Maharashtra State, India


Ph : 91-20-24221234, 91-20-24225678.

Email : [info@techknowledgebooks.com](mailto:info@techknowledgebooks.com),Website : [www.techknowledgebooks.com](http://www.techknowledgebooks.com)

[ USIT102 ] (FID : MIO1) (Book Code : MIO1C)

(Book Code : MIO1C)

*We dedicate this Publication soulfully and wholeheartedly,  
in loving memory of our beloved founder director,  
Late Shri. Pradeepji Lalchandji Lunawat,  
who will always be an inspiration, a positive force and strong support  
behind us.*



*“My work is my prayer to God”*

*- Lt. Shri. Pradeepji L. Lunawat*

*Soulful Tribute and Gratitude for all Your  
Sacrifices, Hardwork and 40 years of Strong Vision...*

# Syllabus...

## **Digital Electronics : Sem. I, (Information Technology (MU-BSc))**

### **Unit I**

#### **Number System :**

Analog System, digital system, numbering system, binary number system, octal number system, hexadecimal number system, conversion from one number system to another, floating point numbers, weighted codes binary coded decimal, non-weighted codes, Excess – 3 code, Gray code, Alphanumeric codes – ASCII Code, EBCDIC, ISCII Code, Hollerith Code, Morse Code, Teletypewriter (TTY), Error detection and correction, Universal Product Code, Code conversion.

**(Refer chapters 1 and 2)**

#### **Binary Arithmetic :**

Binary addition, Binary subtraction, Negative number representation, Subtraction using 1's complement and 2's complement, Binary multiplication and division, Arithmetic in octal number system, Arithmetic in hexadecimal number system, BCD and Excess – 3 arithmetic.

**(Refer chapter 3)**

### **Unit II**

#### **Boolean Algebra and Logic Gates :**

Introduction, Logic (AND OR NOT), Boolean theorems, Boolean Laws, De Morgan's Theorem, Perfect Induction, Reduction of Logic expression using Boolean Algebra, Deriving Boolean expression from given circuit, exclusive OR and Exclusive NOR gates, Universal Logic gates, Implementation of other gates using universal gates, Input bubbled logic, Assertion level.

**(Refer chapter 4)**

#### **Minterm, Maxterm and Karnaugh Maps :**

Introduction, minterms and sum of minterm form, maxterm and Product of maxterm form, Reduction technique using Karnaugh maps – 2/3/4/5/6 variable K-maps, Grouping of variables in K-maps, K-maps for product of sum form, minimize Boolean expression using K-map and obtain K-map from Boolean expression, Quine Mc Cluskey Method.

**(Refer chapter 5)**

### **Unit III**

#### **Combinational Logic Circuits :**

Introduction, Multi-input, multi-output Combinational circuits, Code converters design and implementations.

#### **Arithmetic Circuits :**

Introduction, Adder, BCD Adder, Excess – 3 Adder, Binary Subtractors, BCD Subtractor, Multiplier, Comparator.

**(Refer chapter 6)**

### **Unit IV**

#### **Multiplexer, Demultiplexer, ALU, Encoder and Decoder :**

Introduction, Multiplexer, Demultiplexer, Decoder, ALU, Encoders.

**(Refer chapter 7)**

### **Sequential Circuits : Flip-Flop :**

Introduction, Terminologies used, S-R flip-flop, D flip-flop, JK flip-flop, Race-around condition, Master – slave JK flip-flop, T flip-flop, conversion from one type of flip-flop to another, Application of flip-flops. **(Refer chapter 8)**

### **Unit V**

### **Counters :**

Introduction, Asynchronous counter, Terms related to counters, IC 7493 (4-bit binary counter), Synchronous counter, Bushing, Type T Design, Type JK Design, Presettable counter, IC 7490, IC 7492, Synchronous counter ICs, Analysis of counter circuits. **(Refer chapter 9)**

### **Shift Register :**

Introduction, parallel and shift registers, serial shifting, serial-in serial-out, serial-in parallel-out , parallel-in parallel-out, Ring counter, Johnson counter, Applications of shift registers, Pseudo-random binary sequence generator, IC7495, Seven Segment displays, analysis of shift counters. **(Refer chapter 10)**



**Unit I****Chapter 1 : Number Systems                  1-1 to 1-22**

**Syllabus :** Analog system, Digital system, Numbering system, Binary number system, Octal number system, Hexadecimal number system, Conversion from one number system to another floating point numbers.

1.1	Introduction .....	1-1
1.1.1	Signals .....	1-1
1.1.2	Types of Signals .....	1-1
1.1.3	Analog Signals .....	1-1
1.1.4	Digital Signals .....	1-1
1.1.5	Sources of Digital Signal .....	1-2
1.1.6	Advantages of Digital Signals .....	1-2
1.2	System or Circuit .....	1-2
1.2.1	Analog Systems .....	1-2
1.2.2	Digital Systems .....	1-2
1.3	Number Systems .....	1-2
1.3.1	Important Definitions Related to All Numbering Systems .....	1-3
1.3.2	Various Numbering Systems .....	1-3
1.3.3	The Decimal Number System .....	1-3
1.3.4	Characteristics of a Decimal System .....	1-3
1.3.5	Most Significant Digit (MSD) .....	1-3
1.3.6	Least Significant Digit (LSD) .....	1-3
1.4	The Binary System .....	1-4
1.4.1	Binary Number Formats .....	1-4
1.4.2	The Advantages of Binary .....	1-4
1.4.3	Disadvantages of the Binary System .....	1-5
1.5	The Octal Number System .....	1-5

1.5.1	Applications of Octal System .....	1-5
1.6	The Hexadecimal Number System .....	1-5
1.6.1	Relation between Binary, Decimal, Octal and Hexadecimal Numbers .....	1-6
1.7	Counting in a General Radix (Base) $r$ .....	1-6
1.8	Number Base Conversion .....	1-7
1.9	Conversions Related to Decimal System .....	1-7
1.9.1	Conversion from Radix $r$ to Decimal .....	1-7
1.9.2	Conversion from Decimal to Other Systems .....	1-7
1.9.2.1	Successive Division for Integer Part Conversion .....	1-8
1.9.2.2	Successive Multiplication for Fractional Part Conversion .....	1-8
1.9.2.3	Conversion of Mixed Decimal Number to Any Other Radix .....	1-9
1.10	Conversion from Binary to Other Systems .....	1-10
1.10.1	Conversion from Binary to Decimal .....	1-10
1.10.2	Binary to Octal Conversion .....	1-10
1.10.3	Binary to Hex Conversion .....	1-10
1.11	Conversion from Other Systems to Binary System .....	1-11
1.11.1	Conversion from Decimal to Binary .....	1-11
1.11.2	Octal to Binary Conversion .....	1-11
1.11.3	Hex to Binary Conversion .....	1-11
1.12	Conversion from Octal to Other Systems .....	1-11
1.12.1	Octal to Hex Conversion .....	1-11
1.12.2	Conversion from Other Systems to Octal .....	1-11
1.13	Conversions Related to Hexadecimal System .....	1-12
1.13.1	Other Systems to Hex .....	1-12
1.13.2	Hex to Other Systems .....	1-12
1.13.3	Solved Examples .....	1-12



1.14	Floating Point Representation of Numbers .....	1-14
1.14.1	Parts of Floating Point Numbers .....	1-14
1.14.2	Binary Floating Point Numbers .....	1-14
1.14.3	Single Precision Floating Point Binary Numbers .....	1-14
1.15	Solved University Examples .....	1-16
1.16	University Questions and Answers (New Syllabus) .....	1-20
•	<b>Review Questions</b> .....	1-15

**Unit I**

<b>Chapter 2 : Codes</b>	<b>2-1 to 2-17</b>
--------------------------	--------------------

<b>Syllabus :</b> Weighted codes, Binary coded decimal, Non-weighted code, Excess-3 code, Gray code, Alphanumeric codes - ASCII code, EBCDIC, ISCI code, Hollerith code, Morse code, Teletypewriter (TTY), Error detection and correction, Universal product code, Code conversion.
--

2.1	Binary Codes .....	2-1
2.1.1	Advantages of Binary Codes .....	2-1
2.1.2	Applications of Binary Codes .....	2-1
2.2	Classification of Codes .....	2-1
2.2.1	Weighted Binary Codes .....	2-1
2.2.2	Non Weighted Codes .....	2-2
2.2.3	Reflective Codes .....	2-2
2.2.4	Sequential Codes .....	2-2
2.2.5	Alphanumeric Codes .....	2-2
2.2.6	Error Detecting and Correcting Codes .....	2-2
2.3	Binary Coded Decimal (BCD) Code .....	2-2
2.3.1	Comparison with Binary .....	2-2
2.3.2	Advantages of BCD Codes .....	2-3
2.3.3	Disadvantages .....	2-3

2.4	Other 4-bit BCD Codes .....	2-3
2.4.1	2-4-2-1 Code .....	2-3
2.4.2	Other Weighted BCD Codes .....	2-4
2.5	Non – weighted Codes .....	2-4
2.6	Excess – 3 Code .....	2-4
2.7	Gray Code .....	2-5
2.7.1	Advantages of Gray Code .....	2-5
2.7.2	Gray-to-Binary Conversion .....	2-5
2.7.3	Binary to Gray Conversion .....	2-6
2.8	Alphanumeric Codes .....	2-6
2.8.1	ASCII - (American Standard Code for Information Interchange) .....	2-7
2.8.2	Extended ASCII Characters .....	2-7
2.8.3	EBCDIC – Extended Binary Coded Decimal Interchange Code .....	2-8
2.9	ISCI Code .....	2-9
2.10	Hollerith Code .....	2-9
2.11	Morse Code .....	2-10
2.12	Teletypewriter (TTY) .....	2-10
2.13	Error Detection and Correction Codes .....	2-13
2.13.1	Parity .....	2-13
2.13.2	Use of Parity Bit to Decide Parity .....	2-13
2.13.3	Error Detection using ASCII Code .....	2-14
2.14	Universal Product Code .....	2-14
2.15	Code Conversions .....	2-14
2.15.1	Binary to BCD Conversion .....	2-15
2.15.2	BCD to Binary Conversion .....	2-15
2.15.3	BCD to Excess – 3 .....	2-15
2.15.4	Excess – 3 to BCD Conversion .....	2-15
2.16	Solved University Examples .....	2-16
2.17	University Questions and Answers (New Syllabus) .....	2-17
•	<b>Review Questions</b> .....	2-15



<b>Unit I</b>	
<b>Chapter 3 : Binary Arithmetic</b>	<b>3-1 to 3-21</b>
<p><b>Syllabus :</b> Binary addition, Binary subtraction, Negative number representation, Subtraction using 1's complement and 2's complement, Binary multiplication and division, Arithmetic in octal number system, Arithmetic in hexadecimal number system, BCD and Excess-3 arithmetic.</p>	
3.1	Binary Arithmetic ..... 3-1
3.1.1	Binary Addition ..... 3-1
3.1.2	Sum and Carry ..... 3-1
3.1.3	Binary Subtraction ..... 3-1
3.1.4	Subtraction and Borrow ..... 3-1
3.1.5	Binary Multiplication ..... 3-2
3.1.6	Binary Division ..... 3-3
3.2	Unsigned Binary Numbers ..... 3-3
3.2.1	Important Features of Unsigned Numbers ..... 3-3
3.3	Sign-Magnitude Numbers ..... 3-4
3.3.1	Range of Sign-Magnitude Numbers ..... 3-4
3.4	Complements ..... 3-4
3.4.1	Types of Complements ..... 3-4
3.4.2	1's Complement ..... 3-4
3.4.3	Representation of Positive and Negative Numbers using 1's Complement ..... 3-5
3.4.4	2's Complement ..... 3-5
3.4.5	Representation of Positive and Negative Numbers using 2's Complement ..... 3-5
3.5	Binary Subtraction using 1's and 2's Complements ..... 3-6
3.5.1	Subtraction using 1's Complement ..... 3-6
3.5.2	Binary Subtraction using 2's Complement Method ..... 3-8
3.6	Octal Arithmetic ..... 3-10
3.6.1	Octal Addition ..... 3-10
3.6.2	Subtraction of Octal Numbers ..... 3-11
3.6.3	Method 1 Direct Subtraction ..... 3-11
3.6.4	Octal Multiplication ..... 3-12
3.6.5	Octal Division ..... 3-12
3.7	Hexadecimal Arithmetic ..... 3-12
3.7.1	Hex Addition ..... 3-12
3.7.2	Hex Subtraction ..... 3-13
3.7.3	Method 1 Direct Subtraction ..... 3-13
3.7.4	Hexadecimal Multiplication ..... 3-13
3.7.5	Hex Division ..... 3-14
3.8	Excess-3 Arithmetic ..... 3-15
3.8.1	Excess – 3 Addition ..... 3-15
3.8.2	Excess – 3 Subtraction ..... 3-15
3.9	Solved University Examples ..... 3-17
3.10	University Questions and Answers (New Syllabus) ..... 3-21
• <b>Review Questions</b> ..... 3-17	
<b>Unit II</b>	
<b>Chapter 4 : Boolean Algebra and Logic Gates</b>	
<b>4-1 to 4-29</b>	
<p><b>Syllabus :</b> Introduction, Logic (AND OR NOT), Boolean theorems, Boolean Laws, De Morgan's theorem, Perfect induction, Reduction of Logic expression using Boolean Algebra, Deriving Boolean expression from given circuit, Exclusive OR and Exclusive NOR gates, Universal logic gates, Implementation of other gates using universal gates, Input bubbled logic, Assertion level.</p>	
4.1	Binary Logic ..... 4-1
4.1.1	Logic Operations ..... 4-1
4.2	Logic Gates ..... 4-2
4.2.1	Symbols and Truth Tables of Basic Gates ..... 4-2



4.3	Introduction to Boolean Algebra .....	4-2	4.12.1	Multiple Input OR Gate .....	4-14																																								
4.3.1	Postulates .....	4-3	4.12.2	Timing Diagram (Pulsed Operation) .....	4-14																																								
4.4	Axiomatic Definition of Boolean Algebra .....	4-3	4.12.3	Standard Package .....	4-14																																								
4.4.1	Boolean Postulates and Laws .....	4-3	4.13	Special Type of Gates or Derived Gates .....	4-14																																								
4.4.2	Differences between Boolean and Ordinary Algebra .....	4-4	4.13.1	The EX-OR Gate .....	4-14																																								
4.5	Two Valued Boolean Algebra .....	4-4	4.13.2	The EX-NOR Gate .....	4-15																																								
4.6	Basic Theorems and Properties of Boolean Algebra .....	4-5	4.14	Universal Gates .....	4-16																																								
4.6.1	Duality .....	4-5	4.14.1	The NAND Gate .....	4-16																																								
4.6.2	Basic Theorems .....	4-5	4.14.2	Multiple Input NAND Gate .....	4-17																																								
4.6.2.1	AND Laws .....	4-5	4.14.3	Timing Diagram and Standard Package .....	4-17																																								
4.6.2.2	OR Laws .....	4-6	4.14.4	Universality of NAND Gate .....	4-17																																								
4.6.2.3	INVERSION Law .....	4-6	4.15	The NOR Gate .....	4-18																																								
4.6.3	De-Morgan's Theorems .....	4-6	4.15.1	Multiple Input NOR Gate .....	4-19																																								
4.6.4	Operator Precedence .....	4-7	4.15.2	Timing Diagram .....	4-19																																								
4.7	Boolean Functions .....	4-7	4.15.3	Standard Package .....	4-19																																								
4.7.1	Truth Table Formation .....	4-7	4.15.4	Universality of NOR Gate .....	4-19																																								
4.7.2	Realization of Switching Functions .....	4-8	4.15.5	Solved Examples .....	4-21																																								
4.7.3	To Draw a Logic Circuit from Boolean Equation .....	4-8	4.16	Solved University Examples .....	4-25																																								
4.7.4	To Write a Boolean Expression for a Logic Circuit .....	4-8	4.17	University Questions and Answers (New Syllabus) .....	4-28																																								
4.8	Algebraic Manipulations .....	4-9	•	Review Questions .....	4-24																																								
4.8.1	Examples on Algebraic Manipulations .....	4-9																																											
4.9	Logic Gates .....	4-11		<b>Unit II</b>																																									
4.9.1	Classification of Logic Gates .....	4-11	4.10	NOT Gate or Inverter .....	4-12	<b>Chapter 5 : Karnaugh Maps</b>	<b>5-1 to 5-37</b>	4.10.1	Operation for Pulsed Input .....	4-12	<b>Syllabus :</b> Minterm, Maxterm and Karnaugh Maps : Introduction, Minterms and sum of minterm form, Maxterm and Product of maxterm form, Reduction technique using Karnaugh maps – 2/3/4/5/6 variable K-maps, Grouping of variables in K-maps, K-maps for product of sum form, Minimize Boolean expression using K-map and obtain K- map from Boolean expression, Quine Mc Cluskey Method.		4.10.2	Standard Package .....	4-12	4.11	AND Gate .....	4-12	5.1	System or Circuit .....	5-1	4.11.1	Multiple Input AND Gates .....	4-12	5.1.1	Digital Systems .....	5-1	4.11.2	Operation with Pulsed Inputs .....	4-13				4.11.3	Standard Package .....	4-13				4.12	The OR Gate .....	4-13			
4.10	NOT Gate or Inverter .....	4-12	<b>Chapter 5 : Karnaugh Maps</b>	<b>5-1 to 5-37</b>																																									
4.10.1	Operation for Pulsed Input .....	4-12	<b>Syllabus :</b> Minterm, Maxterm and Karnaugh Maps : Introduction, Minterms and sum of minterm form, Maxterm and Product of maxterm form, Reduction technique using Karnaugh maps – 2/3/4/5/6 variable K-maps, Grouping of variables in K-maps, K-maps for product of sum form, Minimize Boolean expression using K-map and obtain K- map from Boolean expression, Quine Mc Cluskey Method.																																										
4.10.2	Standard Package .....	4-12	4.11	AND Gate .....	4-12	5.1	System or Circuit .....	5-1	4.11.1	Multiple Input AND Gates .....	4-12	5.1.1	Digital Systems .....	5-1	4.11.2	Operation with Pulsed Inputs .....	4-13				4.11.3	Standard Package .....	4-13				4.12	The OR Gate .....	4-13																
4.11	AND Gate .....	4-12	5.1	System or Circuit .....	5-1																																								
4.11.1	Multiple Input AND Gates .....	4-12	5.1.1	Digital Systems .....	5-1																																								
4.11.2	Operation with Pulsed Inputs .....	4-13																																											
4.11.3	Standard Package .....	4-13																																											
4.12	The OR Gate .....	4-13																																											



5.1.2 Input Output Relation ..... 5-1  5.2 SOP and POS Representations for Logic Expressions ..... 5-2 5.2.1 Sum-of-Products (SOP) Form ..... 5-2 5.2.2 Product of the Sums Form (POS) ..... 5-2 5.2.3 Standard or Canonical SOP and POS Forms ..... 5-2 5.2.4 Conversion of a Logic Expression to Canonical SOP or POS Form ..... 5-3  5.3 Concepts of Minterm and Maxterm ..... 5-4 5.3.1 How are the Minterm and Maxterm of Table 5.3.1 Obtained ? ..... 5-4 5.3.2 Representation of Logical Expressions using Minterms and Maxterms ..... 5-5 5.3.3 Writing SOP and POS Forms for a given Truth Table ..... 5-5 5.3.4 To Write Standard SOP Expression for a given Truth Table ..... 5-5 5.3.5 To Write a Canonical POS Expression for a given Truth Table ..... 5-6 5.3.6 Conversion from SOP to POS and Vice Versa ..... 5-6  5.4 Methods to Simplify the Boolean Functions ..... 5-7 5.4.1 Algebraic Simplification ..... 5-7 5.4.2 Disadvantages of Algebraic Method of Simplification ..... 5-9  5.5 Karnaugh-Map Simplification (The Map Method) ..... 5-9 5.5.1 K-map Structure ..... 5-9 5.5.2 K-map Boxes and Associated Product Terms ..... 5-10 5.5.3 Alternative Way to Label the K-map ..... 5-10 5.5.4 Truth Table to K-map ..... 5-10 5.5.5 Representation of Canonical SOP form on K-map ..... 5-11	5.6 Simplification of Boolean Expressions using K-map ..... 5-12 5.6.1 How does Simplification Take Place ? ..... 5-12 5.6.2 Way of Grouping (Pairs, Quads and Octets) ..... 5-12 5.6.3 Grouping Two Adjacent One's (Pairs) ..... 5-12 5.6.4 Grouping Four Adjacent Ones (Quad) ..... 5-13 5.6.5 Grouping Eight Adjacent Ones (Octet) ..... 5-15 5.6.6 Summary of Rules Followed for K-Map Simplification ..... 5-16  5.7 Minimization of SOP Expressions (K Map Simplification) ..... 5-16 5.7.1 Elimination of a Redundant Group ..... 5-18 5.7.2 Minimization of Logic Functions not Specified in Canonical SOP Form ..... 5-19 5.7.3 Don't Care Conditions ..... 5-20  5.8 Five and Six Variable K-maps ..... 5-21 5.8.1 Five Variable K-map ..... 5-21 5.8.2 Six Variable K-Map ..... 5-23  5.9 Disadvantages of K-map Technique ..... 5-24  5.10 Product of Sum (POS) Simplification ..... 5-24 5.10.1 K-map Representation of POS Form ..... 5-24 5.10.2 Representation of Canonical POS form on K-map ..... 5-25 5.10.3 Simplification of Canonical POS Form using K-map ..... 5-26  5.11 Quine Mc-Cluskey Minimization Technique (Tabular Method) ..... 5-27 5.11.1 Important Definitions ..... 5-27  5.12 Solved University Examples ..... 5-32  5.13 University Questions and Answers (New Syllabus) ..... 5-36  •     Review Questions ..... 5-31
--	--

**Unit III****Chapter 6 : Combinational Circuits - I      6-1 to 6-32**

**Syllabus : Combinational Logic Circuits :** Introduction, Multi-input, Multi-output combinational circuits, Code converters design and implementations

**Arithmetic Circuits :** Introduction, Adder, BCD Adder, Excess – 3 Adder, Binary SubTRACTORS, BCD SubTRACTOR, MultiPLIER, Comparator.

6.1	Introduction to Combinational Circuits .....	6-1
6.1.1	Analysis of a Combinational Circuit .....	6-1
6.1.2	Design of Combinational Logic using Statements .....	6-2
6.2	Code Conversion .....	6-4
6.2.1	Binary to BCD Converter .....	6-4
6.2.2	BCD to Excess 3 Converter .....	6-6
6.2.3	Excess - 3 to BCD Code Converter .....	6-7
6.2.4	BCD to Gray Code Converter .....	6-8
6.2.5	Binary to Gray Code Converter .....	6-9
6.2.6	Gray to Binary Code Conversion .....	6-10
6.3	Binary Adders and SubTRACTORS .....	6-11
6.3.1	Types of Binary Adders .....	6-11
6.3.2	Half Adder .....	6-11
6.3.3	Full Adder .....	6-12
6.3.4	Full Adder using Half Adder .....	6-13
6.3.5	Applications of Full Adder .....	6-13
6.3.6	Binary SubTRACTORS .....	6-13
6.3.7	Half SubTRACTOR .....	6-14
6.3.8	Full SubTRACTOR .....	6-14

6.3.9	Full SubTRACTOR using Half SubTRACTORS .....	6-15
6.4	The n-Bit Parallel Adder .....	6-16
6.4.1	A Four Bit Parallel Adder Using Full Adders .....	6-16
6.4.2	Fast Adder IC 74 LS 83 / 74 LS 283 ....	6-16
6.4.3	Four Bit Binary Adder using IC 7483 ....	6-17
6.4.4	Cascading of Adders .....	6-17
6.5	n-bit Parallel SubTRACTOR (Use of Adder as SubTRACTOR) .....	6-17
6.5.1	4 Bit Parallel SubTRACTOR using 2's Complement .....	6-17
6.5.2	4-Bit Binary Parallel Adder/SubTRACTOR .....	6-18
6.6	BCD Adder using IC 7483 .....	6-18
6.6.1	Block Diagram of BCD Adder .....	6-18
6.6.2	Design of Combinational Circuit .....	6-19
6.6.3	8-Bit BCD Adder using IC 74283 .....	6-19
6.6.4	Excess-3 Adder .....	6-20
6.7	BCD SubTRACTOR using IC 7483 .....	6-21
6.7.1	BCD Subtraction using 9's Complement .....	6-21
6.7.2	4-Bit BCD SubTRACTOR using 9's Complement Method .....	6-21
6.7.3	BCD Subtraction using 10's Complement .....	6-22
6.7.4	4-bit BCD Subtraction using 10's Complement Method .....	6-23
6.7.5	Excess – 3 Subtraction .....	6-24
6.7.6	Excess - 3 SubTRACTOR using 4-Bit Parallel Binary Adder .....	6-24
6.8	Magnitude ComparATORS .....	6-25
6.8.1	1-Bit Binary Comparator .....	6-25



6.8.2	A 2-Bit Comparator .....	6-26
6.9	Binary Multipliers .....	6-27
6.10	Solved University Examples .....	6-29
6.11	University Questions and Answers (New Syllabus) .....	6-31
•	<b>Review Questions .....</b>	<b>6-28</b>

**Unit IV****Chapter 7 : Combinational Circuits-II      7-1 to 7-21**

**Syllabus :** Multiplexer, Demultiplexer, ALU, Encoder and Decoder : Introduction, Multiplexer, Demultiplexer, Decoder, ALU, Encoders.

7.1	Multiplexer (Data Selector) .....	7-1
7.1.1	Necessity of Multiplexers .....	7-1
7.1.2	Advantages of Multiplexers .....	7-1
7.2	Types of Multiplexers .....	7-2
7.2.1	2 : 1 Multiplexer .....	7-2
7.2.2	A 4 : 1 Multiplexer .....	7-2
7.2.3	8 : 1 Multiplexer .....	7-3
7.2.4	16 : 1 MUX .....	7-4
7.2.5	Applications of a Multiplexer .....	7-4
7.3	Implementation of Combinational Logic using Multiplexers.....	7-4
7.4	Demultiplexers .....	7-6
7.4.1	Demultiplexer Principle .....	7-6
7.5	Types of Demultiplexers .....	7-7
7.5.1	1 : 2 Demultiplexer .....	7-7
7.5.2	1 : 4 Demultiplexer .....	7-7
7.5.3	1 : 8 Demultiplexer .....	7-8
7.6	Comparison of Multiplexer and Demultiplexer .....	7-8
7.6.1	Applications of Demultiplexer .....	7-9
7.7	Decoder .....	7-9
7.7.1	2 to 4 Line Decoder .....	7-10

7.7.2	Difference between Decoder and Demultiplexer .....	7-10
7.7.3	Demultiplexer as Decoder .....	7-10
7.7.4	3 to 8 Line Decoder .....	7-10
7.7.5	18 DEMUX Operated as 38 Decoder .....	7-11
7.7.6	Implementation of Boolean Function using Decoder .....	7-11
7.7.7	4 Line to 16 Line Decoder using 3 : 8 Decoder .....	7-12
7.8	Encoders .....	7-12
7.8.1	Types of Encoders .....	7-12
7.9	Priority Encoder .....	7-12
7.9.1	Priority Encoders in the IC Form .....	7-13
7.9.2	Decimal to BCD Encoder .....	7-13
7.9.3	Comparison between Encoder and Decoder .....	7-14
7.10	Arithmetic Logic Unit (ALU) .....	7-14
7.10.1	Cascading of two 74181 ALUs .....	7-15
7.11	Solved University Examples .....	7-16
7.12	University Questions and Answers (New Syllabus) .....	7-21
•	<b>Review Questions .....</b>	<b>7-16</b>

**Unit IV****Chapter 8 : Flip Flops      8-1 to 8-29**

**Syllabus : Sequential Circuits : Flip-Flop :** Introduction, Terminologies used, S-R Flip-Flop, D Flip-Flop JK Flip-Flop, Race-around condition. Master slave JK flip-flop, T flip-flop, Conversion from one type of flip-flop to another, Application of flip-flops.

8.1	Introduction .....	8-1
8.1.1	Clock Signal .....	8-1



8.1.2 Clock Skew .....8-1	8.7 Gated JK Latch (Level Triggered JK Flip Flop) .....8-9
8.1.3 Comparison of Combinational and Sequential Circuits .....8-2	8.7.1 Race Around Condition in JK Latch .....8-9
8.1.4 1-Bit Memory Cell (Basic Bistable Element) .....8-2	8.7.2 Difference between Latch and Flip-flop .....8-10
8.1.5 Latch .....8-2	8.8 Edge Triggered Flip Flops .....8-10
8.2 S-R Latch using NOR Gates .....8-3	8.8.1 Types of Edge Triggered Flip Flops (Clocked FFs) .....8-10
8.2.1 Operation of S-R Latch .....8-3	8.8.2 Positive Edge Triggered S-R Flip Flop .....8-10
8.2.2 Symbol and Truth Table of S-R Latch .....8-4	8.8.3 Negative Edge Triggered S-R Flip Flop .....8-11
8.2.3 Characteristic Equation .....8-4	8.9 Edge Triggered D Flip Flop .....8-12
8.2.4 NAND Latch [S-R Latch using NAND Gates] .....8-5	8.9.1 Positive Edge Triggered D Flip Flop .....8-12
8.3 Triggering Methods .....8-6	8.9.2 Negative Edge Triggered D Flip Flop .....8-12
8.3.1 Concept of Level Triggering .....8-6	8.9.3 Applications of D Flipflop .....8-13
8.3.2 Types of Level Triggered Flip-flops .....8-6	8.10 Edge Triggered J-K Flip Flop .....8-13
8.3.3 Concept of Edge Triggering .....8-6	8.10.1 Positive Edge Triggered JK Flip Flop .....8-13
8.3.4 Types of Edge Triggered Flip Flops .....8-6	8.10.2 Characteristic Equation of JK Flip Flop .....8-14
8.4 Gated Latches (Level Triggered SR Flip Flop) .....8-6	8.10.3 How does an Edge Triggered JK FF Avoid Race Around Condition ? .....8-15
8.4.1 Types of Level Triggered (Clocked) Flip Flops .....8-7	8.10.4 Negative Edge Triggered JK flip-flop .....8-15
8.5 The Gated S-R Latch (Clocked S-R Flip Flop) .....8-7	8.11 Toggle Flip Flop (T Flip Flop) .....8-15
8.5.1 Positive Level Triggered SR Flip-flop.....8-7	8.11.1 Positive Edge Triggered T-FF .....8-15
8.5.2 Negative Level Triggered SR Flip Flop .....8-7	8.11.2 Negative Edge Triggered T Flip Flop .....8-16
8.5.3 Disadvantage of S-R latch .....8-8	8.11.3 Application of T F/F .....8-16
8.5.4 Application of S-R latch .....8-8	
8.6 The Gated D Latch (Clocked D Flip Flop) .....8-8	



8.12	Master Slave SR Flip Flop .....	8-16
8.13	Master Slave (MS) JK Flip Flop .....	8-17
8.14	Preset and Clear Inputs .....	8-19
8.14.1	Synchronous Preset and Clear Inputs .....	8-19
8.14.2	JK Flip Flop with Preset and Clear Inputs .....	8-20
8.14.3	Applications of JK Flip Flop .....	8-20
8.15	Various Representations of Flip Flops .....	8-20
8.15.1	Characteristic Equations .....	8-20
8.16	Excitation Table of Flip-Flop .....	8-20
8.16.1	Excitation Table of SR Flip Flops .....	8-20
8.16.2	Excitation Table of D Flip Flop .....	8-21
8.16.3	Excitation Table of JK Flip Flop .....	8-21
8.16.4	Excitation Table of T Flip Flop .....	8-21
8.17	Conversion of Flip Flops .....	8-21
8.17.1	Conversion from S-R Flip Flop to D Flip Flop .....	8-22
8.17.2	Conversion of JK FF to T FF .....	8-22
8.17.3	SR Flip Flop to T Flip Flop .....	8-22
8.17.4	SR Flip Flop to JK Flip Flop .....	8-23
8.17.5	Conversion of D Flip Flop to T Flip Flop .....	8-23
8.17.6	T Flip Flop to D Flip Flop Conversion .....	8-24
8.17.7	JK Flip Flop to D Flip Flop Conversion .....	8-24
8.17.8	JK Flip Flop to SR Flip Flop Conversion .....	8-25
8.17.9	D FF to SR FF Conversion .....	8-25
8.17.10	T FF to SR FF Conversion .....	8-25
8.17.11	Conversion from D FF to JK FF .....	8-26
8.18	Applications of Flip Flops .....	8-26
8.19	Solved University Examples .....	8-27
8.20	University Questions and Answers (New Syllabus) .....	8-27
• Review Questions .....		8-27

**Unit V****Chapter 9 : Counters****9-1 to 9-36**

**Syllabus :** Introduction, Asynchronous counter, Terms related to counters, IC 7493 (4-bit binary counter), Synchronous counter, Bushing, Type T Design, Type JK Design, Presettable counter, IC 7490, IC 7492, Synchronous counter ICs, Analysis of counter circuits.

9.1	Introduction .....	9-1
9.1.1	Types of Counters .....	9-1
9.1.2	Classification of Counters .....	9-1
9.2	Asynchronous / Ripple Up Counters .....	9-1
9.2.1	Two Bit Asynchronous Up Counter using JK Flip-Flops .....	9-2
9.2.2	3 Bit Asynchronous Up Counter .....	9-2
9.2.3	4 Bit Asynchronous up Counter .....	9-3
9.2.4	State Diagram of a Counter .....	9-4
9.3	Asynchronous Down Counters .....	9-4
9.3.1	3-Bit Asynchronous Down Counter .....	9-4
9.4	UP / DOWN Counters .....	9-6
9.4.1	UP/DOWN Ripple Counters .....	9-6
9.4.2	3-bit and 4-bit Up Down Ripple Counters .....	9-6
9.5	Modulus of the Counter (MOD-N Counter) .....	9-8



9.6	Frequency Division Taking Place in Asynchronous Counters .....	9-10
9.7	Decade (BCD) Ripple Counter .....	9-11
9.8	Ripple Counter IC 7490 (Decade Counter) .....	9-12
9.8.1	The Internal Diagram of IC 7490 .....	9-12
9.8.2	Other Applications of IC 7490 .....	9-13
9.8.3	Symmetrical Bi-quinary Divide by Ten Counter .....	9-13
9.9	IC 7493 (4- bit Binary Counters) .....	9-16
9.9.1	7493 as MOD – 16 Counter .....	9-17
9.10	Modulo 12 Counter IC 7492 .....	9-19
9.11	Synchronous Counters .....	9-21
9.11.1	2-Bit Synchronous up Counter .....	9-21
9.11.2	3-Bit Synchronous Binary up Counter .....	9-22
9.11.3	Design of the 3 Bit Synchronous Counter .....	9-22
9.11.4	Four Bit Synchronous Up Counter .....	9-24
9.12	Modulo – N Synchronous Counters .....	9-25
9.12.1	Synchronous Decade Counter .....	9-25
9.12.2	Advantages of Synchronous Counter .....	9-28
9.12.3	Comparison of Synchronous and Asynchronous Counters .....	9-28
9.13	Lock Out Condition .....	9-28
9.13.1	Bushless Circuit .....	9-28
9.14	Bush Diagram .....	9-30
9.15	MSI Synchronous Counters .....	9-31
9.15.1	Available Synchronous Counter ICs .....	9-31
9.16	Applications of Counters .....	9-32
9.17	Solved University Examples .....	9-32

9.18	University Questions and Answers (New Syllabus) .....	9-35
•	Review Questions .....	9-32

**Unit V****Chapter 10 : Shift Registers                    10-1 to 10-16**

**Syllabus :** Introduction, Parallel and shift registers, Serial shifting, Serial in serial out, Serial in parallel out, Parallel in parallel out, Ring counter, Johnson counter, Applications of shift registers, Pseudo-random binary sequence generator, IC 7495, Seven segment displays, Analysis of shift counters.

10.1	Introduction .....	10-1
10.2	Data Formats .....	10-1
10.3	Classification of Registers .....	10-1
10.4	Buffer Registers .....	10-1
10.5	Shift Registers .....	10-2
10.5.1	Serial Input Serial Output (Shift Left Mode) .....	10-2
10.5.2	Serial In Serial Out (Shift Right Mode) .....	10-3
10.5.3	Applications of Serial Operation .....	10-4
10.6	Serial In Parallel Out (SIPO) .....	10-5
10.7	Parallel In Serial Out Mode (PISO) .....	10-5
10.8	Parallel In Parallel Out (PIPO) .....	10-5
10.9	Bidirectional Shift Register .....	10-6
10.9.1	A 3-bit Bidirectional Register using the JK Flip Flops .....	10-7
10.10	Applications of Shift Registers .....	10-7
10.11	Universal Shift Register .....	10-7
10.11.1	Universal Shift Register IC 7495 .....	10-8
10.11.2	Parallel Loading (PIPO) .....	10-9
10.11.3	Serial Shift Right Operation .....	10-9
10.11.4	Serial Shift Left Operation .....	10-9



10.12 Ring Counter .....	10-9
10.13 Johnson's Counter (Twisted Ring Counter) .....	10-10
10.14 Pseudo Random Binary Sequence (PRBS) Generator .....	10-11
10.15 LED Seven Segment Display .....	10-13
10.15.1 Types of Seven Segment Displays .....	10-14
10.15.2 Common Anode Display .....	10-14
10.15.3 Common Cathode Display .....	10-14
10.16 Solved University Examples .....	10-14
10.17 University Questions and Answers (New Syllabus) .....	10-15
• <b>Review Questions .....</b>	<b>10-14</b>
• <b>Appendix-A : Hamming Codes..... A-1 to A-4</b>	

